Cadence Design Tools Certified for TSMC 16nm FinFET Process and for TSMC 20nm Process

SAN JOSE, CA -- (Marketwired) -- May 29, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)


  • DRM and SPICE model V0.1 tool certification provides chip designers early access to TSMC 16-nanometer FinFET process
  • Full flow certification achieved for TSMC 20-nanometer process

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that several of its system-on-chip development tools have achieved version 0.1 of design rule manual (DRM) and SPICE model tool certification for TSMC's 16-nanometer FinFET process. The completion of the early stage tool certification milestone means advanced node customers can start developing designs and leveraging the lower power and higher performance benefits required for next-generation mobile platforms.

The tool certification serves as the foundation of design infrastructure for 16-nanometer FinFET technology. The certified Cadence® tools are Spectre, Liberate, Virtuoso®, Encounter® Digital Implementation (EDI) System, Encounter Timing System, Virtuoso Power System, Encounter Power System, Physical Verification System and QRC Extraction. Several Cadence design IP offerings are also available for customer test chips at this advanced node.

Additionally, TSMC has certified the production-ready Cadence design flow for its 20-nanometer manufacturing process. Customers can now take full advantage of the Cadence solution to reap the speed, power and area benefits of this advanced node.

The full tool chain was certified at 20 nanometers through the design of an ARM® Cortex®-A9 processor, and is the first integrated tool certification for TSMC 20SoC process technology. The Cadence tools used are Virtuoso, EDI System, Encounter Timing System, Encounter Power System, Virtuoso Power System, Physical Verification System and QRC Extraction.

"Vertical collaboration at the earliest possible stages of solution development is key to delivering co-optimized solutions," said Dr. Chi-Ping Hsu, senior vice president of research and development, Silicon Realization Group at Cadence. "TSMC's certification of Cadence tools for 16-nanometer FinFET and 20-nanometer design underscores our joint commitment to working with our customers to help ensure their success."

"Our early DRM & SPICE certification, achieved through TSMC's Open Innovation Platform® collaboration model, informs design teams that they can confidently use these Cadence tools for early development of high-performance, low-power 16-nanometer FinFET designs," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. "And the certification of the Cadence tools for 20SoC indicates their readiness for this advanced technology process."

Today's announcement complements the first ARM Cortex-A57 64-bit processor implemented in FinFET technology, also developed using Cadence technology. Cadence and TSMC also recently announced their collaboration on 16 nanometers.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.

Email Contact 

Review Article Be the first to review this article

Featured Video
Specifications Consultant for Avitru at Nationwide, Any State in the USA
Senior Structural Engineer for Wiss,Janney, Estner Assoicates, Inc at houston, Texas
Mechanical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
SENIOR GIS GAS SPECIALIST for James W. Sewall Company at , Any State in the USA
Mid-Level Mechanical Engineer for Kiewit at lenexa, Kansas
Geospatial Analyst/Programmer for LANDIQ at Sacramento, California
Upcoming Events
Resilient and Responsible Architecture and Urbanism at Hanze University, Zernikeplein 7, 9747 AS Groningen Netherlands - Apr 10 - 12, 2018
Philadelphia to Be Host City for BEST5 at Loews Philadelphia Hotel Philadelphia PA - Apr 15 - 18, 2018
AEC Next Technology Expo + Conference & SPAR 3D Expo + Conference at Anaheim Convention Center Anaheim CA - Jun 5 - 7, 2018
HxGN LIVE 2018 at The Venetian Las Vegas NV - Jun 12 - 15, 2018
Canon: oce crystalPoint
Bentley: Top 5 Reasons - Countless CAD add-ons, plug-ins and more.

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise